



- 5 Design a two - stage OP-amp based on topology shown in Fig. 5. The design specifications are :  $V_{DD} = 3V$ , total power consumption of 3 mW, output swing of 2.6 V, total gain of 1000,  $L = 0.4 \mu m$  for all devices. Use the following assumptions for your Design :
- Allocate equal overdrive voltage to  $M_5$  and  $M_6$
  - Assume bias current of the first stage and second stage are equal
  - $V_{SG3} = V_{SG5}$ .
- The technology parameters are :
- $\lambda_{(NMOS)} = \lambda_{(PMOS)} = 0.1 V^{-1}$ ,  $\gamma = 0$ ,  $V_{DD} = 3V$ ,  $V_{TH(NMOS)} = V_{TH(PMOS)} = 0.5V$ ,  $\mu_n C_{ox} = 1 mA/V^2$ ,  $\mu_p C_{ox} = 0.5 mA/V^2$ . (20 Marks)




Fig.Q5

- Explain in detail, the various non - ideal effects in PLL. (10 Marks)
  - With a neat diagram, explain the working of cross-coupled oscillator. (10 Marks)
- Explain the working of reference generator incorporating two series base - emitter voltages shown in Fig. 7(a). (10 Marks)




Fig.Q7(a)

- Explain the three mechanisms in MOS transistor operation which introduce error at the instant MOS transistor switch turns off. (10 Marks)
- Explain the working of sample and hold circuit and with a neat diagram explain the typical errors associated with a S/H circuit. (07 Marks)
  - Explain the working of a charge scaling DAC. (08 Marks)
  - Explain the working of a 3-bit flash ADC. (05 Marks)

\*\*\*\*\*