Second Semester M.Tech. Degree Examination, June/July 2015 Design of Analog and Mixed Mode VLSI Circuits

Time: 3 hrs. Max. Marks: 100

Note: Answer any FIVE full questions.

- a. Derive the complete small signal model for an NMOS transistor with $I_D = 100 \,\mu\text{A}$, $V_{SS} = 1 \,\text{V}$, $V_{DS} = 2 \,\text{V}$, $V_{SB} = 1 \,\text{V}$. Device parameters are $\phi_f = 0.3 \,\text{V}$, $W = 10 \,\mu\text{m}$, $L = 1 \,\mu\text{m}$, $\gamma = 0.5 \,\text{V}^{1/2}$, $k' = \mu_n \, C_{ox} = 200 \,\mu\text{A/V}^2$, $\lambda = 0.02 \,\text{V}^{-1}$, $t_{ox} = 100 \,\text{A}^\circ$, $\phi_B = 0.6 \,\text{V}$, $C_{sbo} = C_{dbo} = 10 \,\text{fF}$. Overlap capacitance to source and gate, drain and gate is 1 fF. Assume $C_{gb} = 3 \,\text{fF}$. Assume transistor is in saturation. Also draw the small signal complete model. (13 Marks)
 - Describe the variation of gate source and gain drain capacitance in NMOS transistor with respect to V_{GS} and explain.
- a. For the circuit shown in Fig. Q2(a), assume the transistor is operating in saturation. For the given circuit find the required V_{BIAS} for which the DC value of the V_{out} is 1.44 V and the small signal gain V_{out}/V_{sig} . Assume : $\lambda = 0$, $\gamma = 1$ $V_{out}^{1/2}$, $2\phi_F = 0.64$ V, $V_{THO} = 0.4$ V,

 $\mu_{\rm n}C_{\rm ox} = 800 \ \mu \text{A/V}^2, \left(\frac{\text{W}}{\text{L}}\right) = 20, R_{\rm D} = R_{\rm S} = 0.5 \ \text{k}\Omega \text{ and } V_{\rm DD} = 1.8 \ \text{V}.$ (15 Marks)



Fig.Q2(a)

- b. With help of an example, explain how common drain amplifier can be used as a voltage level shifter. (05 Marks)
- 3 a. Draw the high frequency model of a common source stage along with its equivalent small signal model. For the common source stage drawn derive the transfer function. Assume the gain of the amplifier is constant with reference to frequency and ignore the existence of zero's in the circuit.

 (12 Marks)
 - b. For the circuit, shown in Fig. Q3(b), calculate the total output noise voltage and the input referred poise voltage. (08 Marks)
- a. For the circuit shown in Fig. Q4(a), assume all transistors are in saturation region, $\lambda = 0$ and $\gamma = 0$. For the given circuit find the expression for the small-single differential voltage gain. What will be the new voltage gain if we assume $(W/L)_3 = 0.5$ $(W/L)_5$. (10 Marks)





Fig.Q4(a)

b. Draw the basic current mirror circuit. For the current mirror circuit express the output current I_{out} in terms of reference current I_{ref}. What is the effect of channel length modulation on I_{out}? How can the effect of channel length modulation on output current be suppressed? Draw the modified current mirror circuit and explain how the effect of channel length modulation is minimized. (10 Marks)

- Design a two stage OP-amp based on topology shown in Fig. 5. The design specifications are: $V_{DD} = 3V$, total power consumption of 3 mW, output swing of 2.6 V, total gain of 1000, $L = 0.4 \mu m$ for all devices. Use the following assumptions for your Design:
 - i) Allocate equal overdrive voltage to M₅ and M₆
 - ii) Assume bias current of the first stage and second stage are equal
 - iii) $V_{SG3} = V_{SG5}$.

The technology parameters are:

 $\lambda_{\text{(NMOS)}} = \lambda_{\text{(PMOS)}} = 0.1 \text{ V}^{-1}, \gamma = 0, V_{\text{DD}} = 3\text{ V}, V_{\text{TH(NMOS)}} = V_{\text{TH(PMOS)}} = 0.5\text{ V}, \mu_n C_{\text{QX}} = 1 \text{ mA/V}^2, \mu_p C_{\text{ox}} = 0.5 \text{ mA/V}^2.$ (20 Marks)



6 a. Explain in detail, the various non – ideal effects in PLL.

- (10 Marks)
- b. With a neat diagram, explain the working of cross-coupled oscillator.
- (10 Marks)
- 7 a. Explain the working of reference generator incorporating two series base emitter voltages shown in Fig. 7(a). (10 Marks)




Fig.Q7(a)

Explain the three mechanisms in MOS transistor operation which introduce error at the instant MOS transistor switch turns off. (10 Marks)

- 8 a. Explain the working of sample and hold circuit and with a neat diagram explain the typical errors associated with a S/H circuit. (07 Marks)
 - b. Explain the working of a charge scaling DAC.

(08 Marks)

c. Explain the working of a 3-bit flash ADC.

(05 Marks)